Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
R
Resource Evaluation of WR switch HDL for Ultrascale Plus
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Resource Evaluation of WR switch HDL for Ultrascale Plus
Repository
7d8e0eba4047b966988d53f43bbe90fc11ff278b
Switch branch/tag
wr-switch-hdl-usp-eval
top
scb_18ports
scb_top_synthesis.vhd
Find file
Blame
History
Permalink
Some fixes in in synthesis top module
· 7d8e0eba
Marek Gumiński
authored
Sep 05, 2019
7d8e0eba
scb_top_synthesis.vhd
27.8 KB
Edit
Web IDE
Replace scb_top_synthesis.vhd
×
Attach a file by drag & drop or
click to upload
Commit message
Replace scb_top_synthesis.vhd
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
