[switch-optimization] remove endpoint debugging from this branch

57c85b55 · Grzegorz Daniluk · 8624ba6b · 57c85b55
Commit 57c85b55 authored Sep 04, 2013 by Grzegorz Daniluk
Hide whitespace changes
Inline Side-by-side

Showing with 17 additions and 21 deletions

scb_top_bare.vhd top/bare_top/scb_top_bare.vhd +17 -21

No files found.
--- a/top/bare_top/scb_top_bare.vhd
+++ b/top/bare_top/scb_top_bare.vhd
@@ -655,16 +655,12 @@ begin
          fc_rx_pause_start_p_o   => fc_rx_pause(i).req,  
          fc_rx_pause_quanta_o    => fc_rx_pause(i).quanta,    
          fc_rx_pause_prio_mask_o => fc_rx_pause(i).classes, 
-          fc_rx_buffer_occupation_o => ep_dbg_rx_buf_array(i),
          ----------------------------

          rmon_events_o => ep_events((i+1)*c_epevents_sz-1 downto i*c_epevents_sz),

          led_link_o => led_link_o(i),
-          led_act_o  => led_act_o(i),
-          dbg_o      => ep_dbg_fab_pipes_array(i),
-          dbg_tx_pcs_wr_count_o => ep_dbg_tx_pcs_wr_array(i),
-          dbg_tx_pcs_rd_count_o => ep_dbg_tx_pcs_rd_array(i)
+          led_act_o  => led_act_o(i)
          );

          phys_o(i).tx_data <= ep_dbg_data_array(i);
@@ -1092,22 +1088,22 @@ begin
  clk_dmtd_divsel_o <= '1';             -- choose 62.5 MHz DDMTD clock
  clk_sys_o         <= clk_sys;
 --   
-  CS_ICON : chipscope_icon
-   port map (
-    CONTROL0 => CONTROL0);
-  CS_ILA : chipscope_ila
-   port map (
-     CONTROL => CONTROL0,
-     CLK     => clk_sys, --phys_i(0).rx_clk,
-     TRIG0   => T0,
-     TRIG1   => T1,
-     TRIG2   => T2,
-     TRIG3   => T3);
-
-     T0   <= TRIG0(to_integer(unsigned(dbg_chps_id)));
-     T1   <= TRIG1(to_integer(unsigned(dbg_chps_id)));
-     T2   <= TRIG2(to_integer(unsigned(dbg_chps_id)));
-     T3   <= TRIG3(to_integer(unsigned(dbg_chps_id)));
+--  CS_ICON : chipscope_icon
+--   port map (
+--    CONTROL0 => CONTROL0);
+--  CS_ILA : chipscope_ila
+--   port map (
+--     CONTROL => CONTROL0,
+--     CLK     => clk_sys, --phys_i(0).rx_clk,
+--     TRIG0   => T0,
+--     TRIG1   => T1,
+--     TRIG2   => T2,
+--     TRIG3   => T3);
+--
+--     T0   <= TRIG0(to_integer(unsigned(dbg_chps_id)));
+--     T1   <= TRIG1(to_integer(unsigned(dbg_chps_id)));
+--     T2   <= TRIG2(to_integer(unsigned(dbg_chps_id)));
+--     T3   <= TRIG3(to_integer(unsigned(dbg_chps_id)));

  --------------------------- dbg_epj
 --   TRIG0(15    downto   0) <= phys_i(0).rx_data;