Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Switch - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
12
Issues
12
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Switch - Gateware
Commits
7b0f741e
Commit
7b0f741e
authored
Dec 07, 2010
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: platform: updated Altera libraries
parent
2f477723
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
3 deletions
+10
-3
generic_ssram_dualport_singleclock.vhd
generic_ssram_dualport_singleclock.vhd
+8
-2
platform_specific.vhd
platform_specific.vhd
+2
-1
No files found.
generic_ssram_dualport_singleclock.vhd
View file @
7b0f741e
...
...
@@ -43,7 +43,9 @@ entity generic_ssram_dualport_singleclock is
generic
(
g_width
:
natural
:
=
8
;
g_addr_bits
:
natural
:
=
10
;
g_size
:
natural
:
=
1024
);
g_size
:
natural
:
=
1024
;
g_init_file
:
string
:
=
"UNUSED"
);
port
(
data_i
:
in
std_logic_vector
(
g_width
-1
downto
0
);
...
...
@@ -80,6 +82,8 @@ architecture SYN of generic_ssram_dualport_singleclock is
widthad_b
:
natural
;
width_a
:
natural
;
width_b
:
natural
;
INIT_FILE
:
string
;
width_byteena_a
:
natural
);
port
(
...
...
@@ -115,7 +119,9 @@ begin
widthad_b
=>
g_addr_bits
,
width_a
=>
g_width
,
width_b
=>
g_width
,
width_byteena_a
=>
1
width_byteena_a
=>
1
,
INIT_FILE
=>
g_init_file
)
port
map
(
wren_a
=>
wr_en_i
,
...
...
platform_specific.vhd
View file @
7b0f741e
...
...
@@ -68,7 +68,8 @@ package platform_specific is
generic
(
g_width
:
natural
;
g_addr_bits
:
natural
;
g_size
:
natural
);
g_size
:
natural
;
g_init_file
:
string
:
=
"UNUSED"
);
port
(
data_i
:
in
std_logic_vector
(
g_width
-1
downto
0
);
clk_i
:
in
std_logic
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment