scb_18ports: relaxing dmtd clock maxskew constraint

a5a71704 · Grzegorz Daniluk · 71988a77 · a5a71704
Commit a5a71704 authored Jul 13, 2015 by Grzegorz Daniluk
Hide whitespace changes
Inline Side-by-side

Showing with 1 addition and 1 deletion

scb_top_synthesis.vhd top/scb_18ports/scb_top_synthesis.vhd +1 -1

No files found.
--- a/top/scb_18ports/scb_top_synthesis.vhd
+++ b/top/scb_18ports/scb_top_synthesis.vhd
@@ -234,7 +234,7 @@ architecture Behavioral of scb_top_synthesis is
  signal pllout_clk_fb                          : std_logic;

  attribute maxskew: string;
-  attribute maxskew of clk_dmtd : signal is "0.5ns";
+  attribute maxskew of clk_dmtd : signal is "1.0ns";
  -----------------------------------------------------------------------------
  -- Component declarations
  -----------------------------------------------------------------------------