Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wr2rf-vme
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
wr2rf-vme
Commits
5cdb9ff5
Commit
5cdb9ff5
authored
Apr 27, 2020
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
vtuCore: minor reformating.
parent
6069f361
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
25 additions
and
25 deletions
+25
-25
vtuCore.vhd
dependencies/vtu/rtl/vtuCore.vhd
+25
-25
No files found.
dependencies/vtu/rtl/vtuCore.vhd
View file @
5cdb9ff5
...
@@ -1049,6 +1049,31 @@ begin
...
@@ -1049,6 +1049,31 @@ begin
-- Select start input.
-- Select start input.
Start_i
<=
Start
when
UseSyncAsStart
=
'0'
else
SyncPulse_i
;
Start_i
<=
Start
when
UseSyncAsStart
=
'0'
else
SyncPulse_i
;
process
(
htValue
,
SwitchHTeffective
)
begin
case
SwitchHTeffective
is
when
'0'
=>
htValue_effective
<=
htValue
;
when
others
=>
-- Do not care about overflow in the addition. It can only happen when htValue is ffff_ffff_ffff_ffff,
-- and thus the switch happen after the end of the universe.
htValue_effective
<=
std_logic_vector
(
unsigned
(
htValue
)
+
1
);
end
case
;
end
process
;
HTSwitchEna
<=
(
OE_HT
or
OE_SyncLess
)
and
htSwitching
;
process
(
Clk
,
Run_i
)
begin
if
Run_i
=
'0'
then
SwitchHTeffective
<=
'0'
;
elsif
Clk
'event
and
Clk
=
'1'
then
if
HTSwitchEna
=
'1'
then
SwitchHTeffective
<=
not
SwitchHTeffective
;
end
if
;
end
if
;
end
process
;
blk_seq
:
block
blk_seq
:
block
is
is
signal
wrongHT_s
:
std_logic
;
signal
wrongHT_s
:
std_logic
;
...
@@ -1445,29 +1470,4 @@ begin
...
@@ -1445,29 +1470,4 @@ begin
-- True if running.
-- True if running.
Run_i
<=
Run_seq
or
RunSyncLess
or
PlayingMem
;
Run_i
<=
Run_seq
or
RunSyncLess
or
PlayingMem
;
Run
<=
Run_i
;
Run
<=
Run_i
;
process
(
htValue
,
SwitchHTeffective
)
begin
case
SwitchHTeffective
is
when
'0'
=>
htValue_effective
<=
htValue
;
when
others
=>
-- Do not care about overflow in the addition. It can only happen when htValue is ffff_ffff_ffff_ffff,
-- and thus the switch happen after the end of the universe.
htValue_effective
<=
std_logic_vector
(
unsigned
(
htValue
)
+
1
);
end
case
;
end
process
;
HTSwitchEna
<=
(
OE_HT
or
OE_SyncLess
)
and
htSwitching
;
process
(
Clk
,
Run_i
)
begin
if
Run_i
=
'0'
then
SwitchHTeffective
<=
'0'
;
elsif
Clk
'event
and
Clk
=
'1'
then
if
HTSwitchEna
=
'1'
then
SwitchHTeffective
<=
not
SwitchHTeffective
;
end
if
;
end
if
;
end
process
;
end
vtuCore
;
end
vtuCore
;
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment