Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit Trigger Distribution
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit Trigger Distribution
Commits
3931baf9
Commit
3931baf9
authored
Dec 03, 2018
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add ucf chunks for fmc.
parent
abaa0981
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
10 additions
and
6 deletions
+10
-6
fmcs.ucf
builder/svec/fmcs.ucf
+3
-0
top.ucf
builder/svec/top.ucf
+0
-6
wrtd_builder.py
builder/wrtd_builder.py
+7
-0
No files found.
builder/svec/fmcs.ucf
0 → 100644
View file @
3931baf9
NET "fmc{n}_clk_125m" TNM_NET = fmc{n}_clk_125m;
TIMEGRP "fmc{n}_sync"="synchronizers" EXCEPT "fmc{n}_clk_125m";
TIMESPEC TS_fmc{n}_sync_ffs = FROM fmc{n}_clk_125m TO "fmc{n}_sync" 20ns DATAPATHONLY;
builder/svec/top.ucf
View file @
3931baf9
...
...
@@ -386,8 +386,6 @@ TIMESPEC TS_fp_gpio3_i = PERIOD "fp_gpio3_i" 100 ns HIGH 50%;
NET "clk_ref_125m" TNM_NET = clk_125m_pllref;
NET "clk_sys_62m5" TNM_NET = clk_sys;
NET "fmc1_clk_125m" TNM_NET = fmc1_clk_125m;
NET "fmc0_clk_125m" TNM_NET = fmc0_clk_125m;
NET "cmp_xwrc_board_svec/phy8_to_wrc_rx_clk" TNM_NET = phy_rx_rbclk;
NET "*/gc_sync_ffs_in" TNM_NET = "sync_ffs";
...
...
@@ -396,14 +394,10 @@ TIMEGRP "synchronizers"="sync_ffs" "sync_reg";
TIMEGRP "ref_sync"="synchronizers" EXCEPT "clk_125m_pllref";
TIMEGRP "sys_sync"="synchronizers" EXCEPT "clk_sys";
TIMEGRP "fmc0_sync"="synchronizers" EXCEPT "fmc0_clk_125m";
TIMEGRP "fmc1_sync"="synchronizers" EXCEPT "fmc1_clk_125m";
TIMEGRP "phy_sync"="synchronizers" EXCEPT "phy_rx_rbclk";
TIMESPEC TS_ref_sync_ffs = FROM clk_125m_pllref TO "ref_sync" 20ns DATAPATHONLY;
TIMESPEC TS_sys_sync_ffs = FROM clk_sys TO "sys_sync" 20ns DATAPATHONLY;
TIMESPEC TS_fmc1_sync_ffs = FROM fmc1_clk_125m TO "fmc1_sync" 20ns DATAPATHONLY;
TIMESPEC TS_fmc0_sync_ffs = FROM fmc0_clk_125m TO "fmc0_sync" 20ns DATAPATHONLY;
TIMESPEC TS_phy_sync_ffs = FROM phy_rx_rbclk TO "phy_sync" 20ns DATAPATHONLY;
# Relax the path where TAI time crosses from WR ref to MT sys clock
...
...
builder/wrtd_builder.py
View file @
3931baf9
...
...
@@ -171,10 +171,17 @@ def generate_hdl(res, board, slots):
ucf_filename
=
os
.
path
.
join
(
"hdl"
,
"syn"
,
res
.
name
,
res
.
name
+
".ucf"
)
ucf_template
=
open
(
os
.
path
.
join
(
data_dir
,
board
,
"top.ucf"
))
.
read
()
for
k
,
v
in
slots
.
items
():
# Pin assignments for fmc :param v: in slot :param k:
fmc_filename
=
os
.
path
.
join
(
data_dir
,
v
,
"{}-fmc{}.ucf"
.
format
(
board
,
k
))
ucf_fmc
=
open
(
fmc_filename
)
.
read
()
ucf_template
+=
ucf_fmc
# Timing for slot :param k:
# If the slot is not used, the timing constraints shouldn't be present.
fmc_filename
=
os
.
path
.
join
(
data_dir
,
board
,
"fmcs.ucf"
)
ucf_fmc
=
open
(
fmc_filename
)
.
read
()
ucf_template
+=
ucf_fmc
.
format
(
n
=
k
)
print
(
"Writing {}"
.
format
(
ucf_filename
))
ucf
=
open
(
ucf_filename
,
"w"
)
ucf
.
write
(
ucf_template
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment