This will allow adding more wb_acq_core simulations more easily and for different FPGA families.
Attach a file by drag & drop or click to upload
