Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Commits
230d9e1e
Commit
230d9e1e
authored
Dec 18, 2012
by
Adrian Byszuk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Update design files to regenerated PCIe core
parent
078cbb3c
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
83 additions
and
82 deletions
+83
-82
bpm_pcie_k7.xise
hdl/syn/pcie/bpm_pcie_k7.xise
+71
-69
xc7k325ffg900.ucf
hdl/syn/pcie/xc7k325ffg900.ucf
+8
-8
bpm_pcie_k7.vhd
hdl/top/pcie/bpm_pcie_k7.vhd
+4
-5
No files found.
hdl/syn/pcie/bpm_pcie_k7.xise
View file @
230d9e1e
This diff is collapsed.
Click to expand it.
hdl/syn/pcie/xc7k325ffg900.ucf
View file @
230d9e1e
...
...
@@ -104,14 +104,14 @@ INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_block_i" LOC = PCIE_X0Y0;
#
# BlockRAM placement
#
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X5Y35;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X4Y36;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X4Y35;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X4Y34;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X4Y33;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X4Y32;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X4Y31;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/
ramb_bl.ramb36_dp_bl.ram36
_bl" LOC = RAMB36_X4Y30;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X5Y35;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X4Y36;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X4Y35;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X4Y34;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X4Y33;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X4Y32;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X4Y31;
INST "pcie_core_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/
bram36_tdp_bl.bram36_tdp
_bl" LOC = RAMB36_X4Y30;
###############################################################################
# Timing Constraints
###############################################################################
...
...
hdl/top/pcie/bpm_pcie_k7.vhd
View file @
230d9e1e
...
...
@@ -303,7 +303,7 @@ architecture Behavioral of bpm_pcie_k7 is
-- 8. System(SYS) Interface --
-------------------------------------------------------------------------------------------------------------------
sys_clk
:
in
std_logic
;
sys_r
eset
:
in
std_logic
);
sys_r
st_n
:
in
std_logic
);
end
component
;
component
PCIe_UserLogic_00
...
...
@@ -1344,8 +1344,7 @@ begin
-- RX
m_axis_rx_tdata
=>
m_axis_rx_tdata
,
m_axis_rx_tkeep
(
0
)
=>
m_axis_rx_tkeep
(
0
)
,
m_axis_rx_tkeep
(
7
downto
1
)
=>
open
,
m_axis_rx_tkeep
=>
m_axis_rx_tkeep
,
m_axis_rx_tlast
=>
m_axis_rx_tlast
,
m_axis_rx_tvalid
=>
m_axis_rx_tvalid
,
m_axis_rx_tready
=>
m_axis_rx_tready
,
...
...
@@ -1536,7 +1535,7 @@ begin
-- 8. System(SYS) Interface --
-------------------------------------------------------------------------------------------------------------------
sys_clk
=>
sys_clk_c
,
sys_r
eset
=>
sys_reset
_c
sys_r
st_n
=>
sys_reset_n
_c
);
-- ---------------------------------------------------------------
...
...
@@ -1544,7 +1543,7 @@ begin
-- ---------------------------------------------------------------
-- workaround pcie core bug
m_axis_rx_tkeep
(
7
downto
1
)
<=
X"0"
&
m_axis_rx_tkeep
(
0
)
&
m_axis_rx_tkeep
(
0
)
&
m_axis_rx_tkeep
(
0
);
--
m_axis_rx_tkeep(7 downto 1) <= X"0" & m_axis_rx_tkeep(0) & m_axis_rx_tkeep(0) & m_axis_rx_tkeep(0);
theTlpControl
:
tlpControl
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment