modules/*/fmc_adc_clk.vhd: add MMCM_LOCKED delay/synchronizer
Now, on asserting LOCKED by MMCM, we synchronize it to the destination clock domain and waits until the LOCK signal has stabilized for a few clock cycles. In this way we can safely use the mmcm_adc_locked signal as a reset to downstream logic.
Showing
Please
register
or
sign in
to comment