Using VHDL dor DDR core issues an error.
No idea when that happens, unless re-target
my project for Verilog and regenerate the DDR
core.