hdl: modify trigger tag data to include metavalue (0xACCE55) and also reorder…

hdl: modify trigger tag data to include metavalue (0xACCE55) and also reorder the trigger tag seconds field to make it more readable

hdl: modify trigger tag data to include metavalue (0xACCE55) and also reorder…
hdl: modify trigger tag data to include metavalue (0xACCE55) and also reorder the trigger tag seconds field to make it more readable
182f982f · Dimitris Lampridis · b7fbece5 · 182f982f
Commit 182f982f authored Jan 26, 2018 by Dimitris Lampridis
Hide whitespace changes
Inline Side-by-side

Showing with 1 addition and 1 deletion

fmc_adc_100Ms_core.vhd hdl/adc/rtl/fmc_adc_100Ms_core.vhd +1 -1

No files found.
--- a/hdl/adc/rtl/fmc_adc_100Ms_core.vhd
+++ b/hdl/adc/rtl/fmc_adc_100Ms_core.vhd
@@ -1388,7 +1388,7 @@ begin
  trig_tag_done <= acq_in_trig_tag and acq_in_trig_tag_d;

  trig_tag_data <= X"0" & trig_storage & trigger_tag_i.coarse when trig_tag_done = '1' else
-                   trigger_tag_i.seconds(31 downto 0) & X"000000" & trigger_tag_i.seconds(39 downto 32);
+                   X"ACCE55" & trigger_tag_i.seconds;

  ------------------------------------------------------------------------------
  -- Dual DPRAM buffers for multi-shots acquisition