Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
V
VME FMC Carrier VFC
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 6
    • Issues 6
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • VME FMC Carrier VFC
  • Wiki
  • Fmc vme test suite

Fmc vme test suite

Last edited by Adam Wujek Mar 15, 2019
Page history

FMC VME Test Suite

Specification

FMC I/O connectivity test

The FMC I/O connectivity test consists of the following steps:

  1. Plug in the carrier tester board.

  2. Load a VHDL core explicitly done for this test into carrier's FPGA.

  3. Make a loop-back checking automatize by Python.

  • Use the carrier tester board's 16-Bit I/O Expanders to write data in
    the LAxx pins.
  • Read back the corresponding values from the FPGA's pins.

The patterns to load are:

  • LVDS differential pins will be considered as two independent pins. The
    patterns to load will be "01", "10", to check short-circuits between
    them; "11" to check short-circuit with GND.

FMC Clock connectivity test

The FMC Clock connectivity test consists of the following steps:

  1. Plug in the carrier tester board.

  2. Load a VHDL core explicitly done for this test into carrier's FPGA.

  3. Using carrier tester's ADN4600 to make the loop-back:

  • Specify differential DPx_C2M as output and differential DPx_M2C
    as input pins in the FPGA. Check for DP0, DP1, DP2, DP3, DP4.
  • Specify differential CLK2_BDIR as output, check it through loop-back.
  • Select the corresponding channels in ADN4600 to test the connectivity.

FMC SATA connectivity test

The FMC SATA connectivity test consists of the following steps:

  1. Plug in the carrier tester board.

  2. Plug a cable which connect carrier tester's SATA with carrier's SATA.

  3. Load a VHDL core explicitly done for this test into carrier's FPGA.

  4. Using carrier tester's ADN4600 to make the loop-back:

  • Select the corresponding channels in ADN4600 to test the connectivity.

FMC Voltage connectivity test

The ADC present in the carrier tester board samples the voltage in the
power pins. The FMC Voltage connectivity test consists of the following
steps:

  1. Plug in the carrier tester board.

  2. Load a VHDL core explicitly done for this test into carrier's FPGA.

  3. After switch on the carrier board, wait settling-time and then check
    the values:

  • Using ADN4600 select the EEPROM. Read the values from it.

Files

  • pinoutLoopback.ods
Clone repository
  • Ddr3 vme test suite
  • Documents
  • Fmc vme test suite
  • Home
  • News
  • Vfc clock generation test
  • Vfc power supply test
  • Breakdown
  • Meeting20090506
  • Meeting20090618
  • Meeting20100211
  • Documents
    • Functional specifications
    • Project attachments
    • Vfc status @ 12 feb. 2011
    • Vfc test cases draft and wik
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.