Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
V
VME FMC Carrier VFC
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 6
    • Issues 6
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • VME FMC Carrier VFC
  • Wiki
  • Meeting20090506

Meeting20090506

Last edited by Andrea Boccardi Mar 09, 2010
Page history

Minutes from the BI Technical Board of the 6th of May 2009

  • The signal distribution as defined on the P0 has to be kept with its buffering and distribution to the mezzanine scheme (JJ, Jose, David).
  • A similar argument is valid for the BLM designs but relative to the P2 (Bernd). The FMC standard power supply (12V and 3.3V) are not enough for analog designs or digital ones using ECL interfaces and deriving the required ones on the mezzanine not an option (JJ, Jose, David).
  • A one wire id chip should be mounted on each card. A PCB version ID should be implemented in HW.
  • The FMC mezzanines should be included in the JTAG chain for boundary scan testing, implying the design of a dummy mezzanine to be used at test time.
  • There should be at least 2 independent external SRAM banks to facilitate intensive processing (Andrea) The chosen SRAM should have minimized latency (Andrea)
  • A large memory block (DIMM?) should be present to store post-mortem data (David)
  • Would be nice to keep all the SW routines for the FPGA programming through the VME (Bernd)
  • The chosen main FPGA should have an equivalent number of gates at least double with respect to the Stratix S40 and the possible additional cost is a non issue (Bernd)
Clone repository
  • Ddr3 vme test suite
  • Documents
  • Fmc vme test suite
  • Home
  • News
  • Vfc clock generation test
  • Vfc power supply test
  • Breakdown
  • Meeting20090506
  • Meeting20090618
  • Meeting20100211
  • Documents
    • Functional specifications
    • Project attachments
    • Vfc status @ 12 feb. 2011
    • Vfc test cases draft and wik
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.