Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 200k 16b 11cha
Project
Project
Details
Activity
Cycle Analytics
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Create a new issue
Issue Boards
Open sidebar
Projects
FMC ADC 200k 16b 11cha
Issues
Open
8
Closed
8
All
16
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
Check if FMC connector of RoHS type
#1
· opened
Apr 30, 2012
by
Erik van der Bij
feature
0
updated
Feb 12, 2019
SPI master and AD5662BRMZ-1 DAC bug
#2
· opened
Dec 19, 2011
by
Ross Millar
bug
0
updated
Feb 12, 2019
ADC problem observed - CS to valid data time extremely high.
#3
· opened
Dec 19, 2011
by
Ross Millar
bug
0
updated
Feb 12, 2019
Add 1-wire ID/thermometer to design
#4
· opened
Nov 08, 2011
by
Erik van der Bij
feature
1
updated
Feb 12, 2019
Card is 11 channels, not 8 (nor 13)
#5
· opened
Oct 17, 2011
by
Erik van der Bij
feature
CLOSED
0
updated
Feb 12, 2019
Can board work at 200 KSPS?
#6
· opened
Oct 04, 2011
by
Erik van der Bij
feature
CLOSED
2
updated
Feb 12, 2019
Camera Link connector should touch front-panel, opening for screws
#7
· opened
Oct 03, 2011
by
Erik van der Bij
bug
0
updated
Feb 12, 2019
Ground 4 inner shield lines on connector
#8
· opened
Aug 31, 2011
by
Erik van der Bij
bug
CLOSED
1
updated
Feb 12, 2019
Schematics need clean-up and pass via design office
#9
· opened
Aug 31, 2011
by
Erik van der Bij
bug
0
updated
Feb 12, 2019
Typo on schematics
#10
· opened
Aug 31, 2011
by
Erik van der Bij
feature
CLOSED
0
updated
Feb 12, 2019
Propogation delay of buffer in feedback loop of PLL
#11
· opened
Jul 27, 2011
by
Ross Millar
bug
0
updated
Feb 12, 2019
undriven clock lines should be connected to differential logic '0'
#12
· opened
Jul 19, 2011
by
Ross Millar
bug
CLOSED
0
updated
Feb 12, 2019
clocks from mezzanine to carrier not used in ascending order
#13
· opened
Jul 19, 2011
by
Ross Millar
bug
CLOSED
1
updated
Feb 12, 2019
No lvds signalling for clk_m2c pins
#14
· opened
Jul 19, 2011
by
Ross Millar
bug
CLOSED
1
updated
Feb 12, 2019
Connect front-panel and 26-pin connector directly to GND
#15
· opened
Jul 08, 2011
by
Projects
feature
CLOSED
0
updated
Feb 12, 2019
Specification table reads 200 kSPS sample rate while the description shows 100 kSPS.
#16
· opened
Nov 17, 2010
by
Erik van der Bij
support
0
updated
Feb 12, 2019