- 07 Mar, 2018 1 commit
-
-
Eino J. Oltedal authored
-
- 23 Feb, 2018 1 commit
-
-
Eino J. Oltedal authored
Updated with submodule FIDSIP that ORs the CMPin and extenedcmpin in hardware. This avoids problems with signals that are longer than the extended signal
-
- 16 Feb, 2018 2 commits
-
-
Eino J. Oltedal authored
-
Eino J. Oltedal authored
-
- 12 Jan, 2018 1 commit
-
-
Pieter Van Trappen authored
-
- 20 Dec, 2017 1 commit
-
-
Pieter Van Trappen authored
-
- 18 Dec, 2017 1 commit
-
-
Pieter Van Trappen authored
Zynq PS core and .xdc constraints modified for fasec V2; wb_i2c_master_2 added for mdio pullups - don't use in software
-
- 12 Oct, 2017 2 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
- 11 Oct, 2017 4 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
update of axi_wb_i2c_master modules because of tricell errors resulting in broken i2c; still to be done for wrc
-
- 21 Jun, 2017 2 commits
-
-
Pieter Van Trappen authored
fasec_hwtest module bugfix; set_registers tcl script changed because of out of context IPs; after synthesis
-
Pieter Van Trappen authored
-
- 20 Jun, 2017 1 commit
-
-
Pieter Van Trappen authored
-
- 31 May, 2017 1 commit
-
-
Pieter Van Trappen authored
-
- 24 May, 2017 2 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
- 15 May, 2017 2 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
- 12 May, 2017 2 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
- 11 May, 2017 5 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
- 13 Apr, 2017 3 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
- 12 Apr, 2017 1 commit
-
-
Pieter Van Trappen authored
fasec_hwtest and wrc_1p_kintex7 modules updated for WR debugging and FMC hardware tests with PS interrupts
-
- 27 Mar, 2017 3 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
design uses submodules only (instead of HDD repo); wrpc links some debug clocks to fasec_hwmodule for debugging
-
Pieter Van Trappen authored
-
- 23 Mar, 2017 1 commit
-
-
Pieter Van Trappen authored
-
- 22 Mar, 2017 2 commits
-
-
Pieter Van Trappen authored
-
Pieter Van Trappen authored
-
- 21 Mar, 2017 2 commits
-
-
Pieter Van Trappen authored
after reimportation, synthesis and implementation OK; still work needed on timing constraints though
-
Pieter Van Trappen authored
-