- 12 Dec, 2012 2 commits
-
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
- 08 Oct, 2012 1 commit
-
-
Grzegorz Daniluk authored
-
- 27 Sep, 2012 1 commit
-
-
Grzegorz Daniluk authored
-
- 12 Sep, 2012 2 commits
-
-
Wesley W. Terpstra authored
-
Wesley W. Terpstra authored
is at address 0. This way both CERN and GSI designs have devices located at the same addresses on the PCI express bus.
-
- 11 Sep, 2012 2 commits
-
-
Wesley W. Terpstra authored
When running "hdlmake; make" in a clean project tree, the chipscope ngc files cause the build to fail.
-
Wesley W. Terpstra authored
-
- 10 Sep, 2012 1 commit
-
-
Wesley W. Terpstra authored
Conflicts: modules/wr_endpoint/ep_clock_alignment_fifo.vhd
-
- 03 Sep, 2012 2 commits
-
-
Tomasz Wlostowski authored
Signed-off-by: Grzegorz Daniluk <grzegorz.daniluk@cern.ch>
-
Grzegorz Daniluk authored
-
- 30 Aug, 2012 1 commit
-
-
Tomasz Wlostowski authored
Signed-off-by: Grzegorz Daniluk <grzegorz.daniluk@cern.ch>
-
- 28 Aug, 2012 2 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
- 13 Aug, 2012 4 commits
-
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
platform/xilinx/wr_gtp_phy_spartan6: added generic for enabling/disabling GTP channels (saves logic/BUFG resources on unused channels)
-
- 09 Aug, 2012 2 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
tricks and constraints so that the deltaTx/Rx calibration is not necessary for every synthesized WRPC bitstream
-
- 06 Aug, 2012 1 commit
-
-
Grzegorz Daniluk authored
-
- 03 Aug, 2012 1 commit
-
-
Wesley W. Terpstra authored
Add uart over logic analyzer port to exploder and pexaria Fixup PCIe reference clock SDC (100MHz)
-
- 02 Aug, 2012 4 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Wesley W. Terpstra authored
Remove the DDR3 testbench.
-
Grzegorz Daniluk authored
-
- 31 Jul, 2012 3 commits
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Tomasz Wlostowski authored
-
- 26 Jul, 2012 2 commits
-
-
Tomasz Wlostowski authored
platform/xilinx/wr_gtx_phy_virtex6: generic parameter for choice between global and regional clock buffers on RX clock
-
Tomasz Wlostowski authored
-
- 24 Jul, 2012 2 commits
-
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
- 16 Jul, 2012 3 commits
-
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
Tomasz Wlostowski authored
-
- 12 Jul, 2012 3 commits
-
-
Grzegorz Daniluk authored
-
Wesley W. Terpstra authored
-
Wesley W. Terpstra authored
Synchronize the SDC file
-
- 11 Jul, 2012 1 commit
-
-
Wesley W. Terpstra authored
-