- 05 Nov, 2018 4 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 31 Oct, 2018 7 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
hdl: further sanitise resets and switch the core to using synchronous resets (safer, easier to meet timing)
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
sim: Introduction of new, simpler testbench for FMC-ADC core, without any SPEC or SVEC specific details
-
Dimitris Lampridis authored
-
- 29 Oct, 2018 1 commit
-
-
Dimitris Lampridis authored
-
- 25 Oct, 2018 1 commit
-
-
Dimitris Lampridis authored
-
- 24 Oct, 2018 19 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
hdl: fix bug where newly-arriving triggers could cause trigger delay logic to reset while counting for previous trigger
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
hdl: add bit to clear last trigger status, and prevent trigger status from updating when not in acquisition
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
hdl: removed carrier one-wire master (now handled by WR PTP core), introduced SPI Flash interface for WR PTP core, migrated all carrier HDL to 62.5MHz clock (FMC-ADC and DMA datapath still on 125MHz)
-
Dimitris Lampridis authored
hdl: integrated WR PTP core (SPEC only for now), tested, works, need to review calibration procedure
-
Dimitris Lampridis authored
-
- 31 Jan, 2018 5 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 26 Jan, 2018 2 commits
-
-
Dimitris Lampridis authored
hdl: modify trigger tag data to include metavalue (0xACCE55) and also reorder the trigger tag seconds field to make it more readable
-
Dimitris Lampridis authored
-
- 25 Jan, 2018 1 commit
-
-
Dimitris Lampridis authored
-