It is required to delay the start signal (compared to values), as the
vtu needs 1 cycle to check the values.

Fixed some constraints. Some paths not constrained; eg no clocks on tmg_io pins, many CDCs go from fast into slow domains need reviewing to ensure pulse widths can be captured and latched.